

DDR3 SDRAM Unbuffered SODIMMs Based on 2Gb C-die

HMT325S6CFR8C HMT351S6CFR8C

*SK hynix reserves the right to change products or specifications without notice.



Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Release	Mar.2011	Preliminary
0.2	IDD Update	Aug.2011	
0.3	JEDEC SPEC Update	Feb.2012	
0.4	JEDEC SPEC Update	Jun.2012	



Description

SK hynix Unbuffered Small Outline DDR3 SDRAM DIMMs (Unbuffered Small Outline Double Data Rate Synchronous DRAM Dual In-Line Memory Modules) are low power, high-speed operation memory modules that use DDR3 SDRAM devices. These Unbuffered DDR3 SDRAM SODIMMs are intended for use as main memory when installed in systems such as mobile personal computers.

Fetures

- VDD=1.5V +/- 0.075V
- VDDQ=1.5V +/- 0.075V
- VDDSPD=3.0V to 3.6V
- Functionality and operations comply with the DDR3 SDRAM datasheet
- 8 internal banks
- Data transfer rates: PC3-12800, PC3-10600, PC3-8500, or PC3-6400
- Bi-directional Differential Data Strobe
- 8 bit pre-fetch
- Burst Length (BL) switch on-the-fly: BL 8 or BC (Burst Chop) 4
- On Die Termination (ODT) supported
- This product is in Compliance with the RoHS directive

Ordering Information

Part Number	Density	Organization	Component Composition	# of ranks
HMT325S6CFR8C-G7/H9/PB	2GB	256Mx64	256Mx8(H5TQ2G83CFR)*8	1
HMT351S6CFR8C-G7/H9/PB	4GB	512Mx64	256Mx8(H5TQ2G83CFR)*16	2



Key Parameters

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	atency (tCK) tRD tRP tF (ns) (ns) (i		tRAS (ns)	tRC (ns)	CL-tRCD-tRP
DDR3-1066	-G7	1.875	7	13.125	13.125	37.5	50.625	7-7-7
DDR3-1333	-H9	1.5	9	13.5 (13.125)*	13.5 (13.125)*	36	49.5 (49.125)*	9-9-9
DDR3-1600	-PB	1.25	11	13.75 (13.125)*	13.75 (13.125)*	35	48.75 (48.125)*	11-11-11

^{*}SK hynix DRAM devices support optional downbinning to CL11, CL9 and CL7. SPD setting is programmed to match.

Speed Grade

Grade		Remark						
Grade	CL5	CL6	CL7	CL8	CL9	CL10	CL11	Kemark
-G7	667	800	1066	1066				
-H9	667	800	1066	1066	1333	1333		
-PB	667	800	1066	1066	1333	1333	1600	

Address Table

	2GB(1Rx8)	4GB(2Rx8)
Refresh Method	8K/64ms	8K/64ms
Row Address	A0-A14	A0-A14
Column Address	A0-A9	A0-A9
Bank Address	BA0-BA2	BA0-BA2
Page Size	1KB	1KB



Pin Descriptions

Pin Name	Description	Num ber	Pin Name	Description	Num ber
CK[1:0]	Clock Input, positive line	2	DQ[63:0]	Data Input/Output	64
CK[1:0]	Clock Input, negative line	2	DM[7:0]	Data Masks	8
CKE[1:0]	Clock Enables	2	DQS[7:0]	Data strobes	8
RAS	Row Address Strobe	1	DQS[7:0]	Data strobes, negative line	8
CAS	Column Address Strobe	1	EVENT	Temperature event pin	1
WE	Write Enable	1	TEST	Logic Analyzer specific test pin (No connect on SODIMM)	1
S[1:0]	Chip Selects	2	RESET	Reset Pin	1
A[9:0],A11, A[15:13]	Address Inputs	14	V _{DD}	Core and I/O Power	18
A10/AP	Address Input/Autoprecharge	1	V_{SS}	Ground	52
A12/BC	Address Input/Burst chop	1			
BA[2:0]	SDRAM Bank Addresses	3	V_{REFDQ}		1
ODT[1:0]	On Die Termination Inputs	2	V _{REFCA}	Input/Output Reference	1
SCL	Serial Presence Detect (SPD) Clock Input	1	V _{TT}	Termination Voltage	2
SDA	SPD Data Input/Output	1	V_{DDSPD}	SPD Power	1
SA[1:0]	SPD Address Inputs	2	NC	Reserved for future use	2
				Total:	204



Input/Output Functional Descriptions

Symbol	Туре	Polarity	Function
CK0/ <u>CK0</u> CK1/CK1	IN	Cross Point	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of $\overline{\text{CK}}$. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
CKE[1:0]	IN	Active High	Activates the DDR3 SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
<u>S[1:0]</u>	IN	Active Low	Enables the associated DDR3 SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by $\overline{\text{S0}}$; Rank 1 is selected by $\overline{\text{S1}}$.
ODT[1:0]	IN	Active High	Asserts on-die termination for DQ, DM, DQS, and $\overline{\text{DQS}}$ signals if enabled via the DDR3 SDRAM mode register.
RAS, CAS, WE	IN	Active Low	When sampled at the cross point of the rising edge of CK, signals $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
V _{REFDQ} V _{REFCA}	Supply		Reference voltage for SSTL15 inputs.
BA[2:0]	IN	_	Selects which SDRAM internal bank of eight is activated.
A[9:0], A10/AP, A11, A12/BC A[15:13]	IN	_	During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{\text{CK}}$. During a Read of Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of $\overline{\text{CK}}$. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0-BAn inputs. If AP is low, then BA0-BAn are used to define which bank to precharge. A12($\overline{\text{BC}}$) is samples during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH, no burst chop: LOW, burst chopped).
DQ[63:0]	I/O	_	Data Input/Output pins.
DM[7:0]	IN	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect.
V_{DD} , V_{DDSPD} V_{SS}	Supply		Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
DQS[7:0], DQS[7:0]	I/O	Cross Point	The data strobes, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode, the data strobe is sourced by the DDR3 SDRAMs and is sent at the leading edge of the data window. DQS signals are complements, and timing is relative to the crosspoint of respective DQS and DQS.
SA[1:0]	IN	_	These signals are tied at the system planar to either V_{SS} or V_{DDSPD} to configure the serial SPD EEPROM address range.



Symbol	Туре	Polarity	Function
SDA	I/O	_	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V_{DDSPD} on the system planar to act as a pullup.
SCL	IN	_	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V_{DDSPD} on the system planar to act as a pullup.
EVENT	OUT (open drain)	Active Low	This signal indicates that a thermal event has been detected in the thermal sensing device. The system should guarantee the electrical level requirement is met for the EVENT pin on TS/SPD part. No pull-up resister is provided on DIMM.
V _{DDSPD}	Supply		Serial EEPROM positive power supply wired to a separate power pin at the connector which supports from 3.0 Volt to 3.6 Volt (nominal 3.3V) operation.
RESET	IN		The $\overline{\text{RESET}}$ pin is connected to the $\overline{\text{RESET}}$ pin on the register and to the $\overline{\text{RESET}}$ pin on the DRAM.
TEST			Used by memory bus analysis tools (unused (NC) on memory DIMMs)



Pin Assignments

Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side
1	V _{REF} DQ	2	V _{SS}	53	DQ19	54	V _{SS}	105	V _{DD}	106	V _{DD}	157	DQ42	158	DQ46
3	V_{SS}	4	DQ4	55	V_{SS}	56	DQ28	107	A10/AP	108	BA1	159	DQ43	160	DQ47
5	DQ0	6	DQ5	57	DQ24	58	DQ29	109	BA0	110	RAS	161	V_{SS}	162	V_{SS}
7	DQ1	8	V_{SS}	59	DQ25	60	V_{SS}	111	V_{DD}	112	V_{DD}	163	DQ48	164	DQ52
9	V_{SS}	10	DQS0	61	V_{SS}	62	DQS3	113	WE	114	5 0	165	DQ49	166	DQ53
11	DM0	12	DQS0	63	DM3	64	DQS3	115	CAS	116	ODT0	167	V_{SS}	168	V_{SS}
13	V_{SS}	14	V_{SS}	65	V_{SS}	66	V_{SS}	117	V_{DD}	118	V_{DD}	169	DQS6	170	DM6
15	DQ2	16	DQ6	67	DQ26	68	DQ30	119	A13 ²	120	ODT1	171	DQS6	172	V_{SS}
17	DQ3	18	DQ7	69	DQ27	70	DQ31	121	S 1	122	NC	173	V_{SS}	174	DQ54
19	V_{SS}	20	V_{SS}	71	V_{SS}	72	V_{SS}	123	V_{DD}	124	V_{DD}	175	DQ50	176	DQ55
21	DQ8	22	DQ12	73	CKE0	74	CKE1	125	TEST	126	V _{REF} CA	177	DQ51	178	V_{SS}
23	DQ9	24	DQ13	75	V_{DD}	76	V_{DD}	127	V_{SS}	128	V_{SS}	179	V_{SS}	180	DQ60
25	V_{SS}	26	V_{SS}	77	NC	78	A15 ²	129	DQ32	130	DQ36	181	DQ56	182	DQ61
27	DQS1	28	DM1	79	BA2	80	A14 ²	131	DQ33	132	DQ37	183	DQ57	184	V_{SS}
29	DQS1	30	RESET	81	V_{DD}	82	V_{DD}	133	V_{SS}	134	V_{SS}	185	V_{SS}	186	DQS7
31	V_{SS}	32	V_{SS}	83	A12/BC	84	A11	135	DQS4	136	DM4	187	DM7	188	DQS7
33	DQ10	34	DQ14	85	A9	86	A7	137	DQS4	138	V_{SS}	189	V_{SS}	190	V_{SS}
35	DQ11	36	DQ15	87	V_{DD}	88	V_{DD}	139	V_{SS}	140	DQ38	191	DQ58	192	DQ62
37	V_{SS}	38	V_{SS}	89	A8	90	A6	141	DQ34	142	DQ39	193	DQ59	194	DQ63
39	DQ16	40	DQ20	91	A5	92	A4	143	DQ35	144	V_{SS}	195	V_{SS}	196	V_{SS}
41	DQ17	42	DQ21	93	V_{DD}	94	V_{DD}	145	V_{SS}	146	DQ44	197	SA0	198	EVENT
43	V_{SS}	44	V_{SS}	95	A3	96	A2	147	DQ40	148	DQ45	199	VDD_SPD	200	SDA
45	DQS2	46	DM2	97	A1	98	A0	149	DQ41	150	V_{SS}	201	SA1	202	SCL
47	DQS2	48	V_{SS}	99	V_{DD}	100	V_{DD}	151	V_{SS}	152	DQS5	203	V _{TT}	204	V_{TT}
49	V_{SS}	50	DQ22	101	CK0	102	CK1	153	DM5	154	DQS5				
51	DQ18	52	DQ23	103	CK0	104	CK1	155	V_{SS}	156	V_{SS}				


NC = No Connect; RFU = Reserved Future Use

- 1. TEST (pin 125) is reserved for bus analysis probes and is NC on normal memory modules.
- 2. This address might be connected to NC balls of the DRAMs (depending on density); either way they will be connected to the termination resistor.



Functional Block Diagram

2GB, 256Mx64 Module(1Rank of x8)





4GB, 512Mx64 Module(2Rank of x8) Cterm VDD Cterm VDD SI RAS CAS CK1 CK1 CK1 ODT1 ->>> LDQS LDQS LDM DQ [0:7] DQS DQS DM DQ [0:7] DQS DQS DM DQ [0:7] -WV - DQS4 -WV - DM4 -WV - DQ[32:39] D11 D12 D3 D4 - RAS - CAS - CK - CK - CK - CK - CK - CK - ODT - A[O:NJB4[O:N] 240ohm +/-1% ZQ —W____ LDQS LDQS LDM DQ [0:7] DQS DQS DM DQ [0:7] DQS DQS DM DQ [0:7] D1 D9 D14 D6 | CS | CAS | RAS | RAS | CAS | A[O:N]/BA[O:N] 240ohm +/-1% ZQ ——W_____ 240ohm +/-1% ZQ —W_____ DQS DQS DM DQ [0:7] DQS DQS DM DQ [0:7] DQS DQS DM DQ [0:7] LDQS LDQS LDM DQ [0:7] D0 D8 D15 D7 INSTERNATION OF THE PROPERTY O | CS | RNS | RNS | CNS | A[O:N]/BA[O:N] 2400hm +/-1% ZQ —W____ 240ohm +/-1% ZQ —W____ DQS DQS DM DM DQ [0:7] LDQS LDQS LDM DQ [0:7] DQS DQS DM DQ [0:7] DQS DQS DM DQ [0:7] D13 D5 D2 D10 The SPD may be integrated with the Temp Sensor or may be a separate component SPD/TS D0-D15 D0-D15 D0-D15 D0-D15, SPD, V1 V9 V8 VDDSPD -D9 D3 D12 D6 VREFDQ 1 (SPD) D7 D8 D10 D5 CK0 D0-D7 CK0 D0-D7 CK1 -D8-D15 CKE0 D0-D7 D0 D13 D15 EVENT CKF1 D8-D15 D0-D7 D8-D15 EVENT V3 NOTES D0-D7 D8-D15 Temp Sensor ODT0 - DQ wiring may differ from that shown however, DQ, DM, DQS, and DQS rela-tionships are maintained as shown D1 D11 D4 D14 Rank 0 EVENT Rank 1 RESET D0-D15



Absolute Maximum Ratings

Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 0.4 V ~ 1.8 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.4 V ~ 1.8 V	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	- 0.4 V ~ 1.8 V	V	1
+	Storage Temperature	-55 to +100	°C	1, 2

Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ,When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

DRAM Component Operating Temperature Range Temperature Range

Symbol	Parameter	Rating	Units	Notes
т	Normal Operating Temperature Range	0 to 85	°C	1,2
I OPER	Extended Temperature Range	85 to 95	°C	1,3

Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 85°C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to $3.9~\mu s$. It is also possible to specify a component with 1X refresh (tREFI to $7.8\mu s$) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
 - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). DDR3 SDRAMs support Auto Self-Refresh and Extended Temperature Range and please refer to component datasheet and/or the DIMM SPD for tREFI requirements in the Extended Temperature Range.



AC & DC Operating Conditions

Recommended DC Operating Conditions

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
VDD	Supply Voltage	1.425	1.500	1.575	V	1,2
VDDQ	Supply Voltage for Output	1.425	1.500	1.575	V	1,2

Notes:

- 1. Under all conditions, VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.



AC & DC Input Measurement Levels

AC and DC Logic Input Levels for Single-Ended Signals

AC and DC Input Levels for Single-Ended Command and Address Signals Single Ended AC and DC Input Levels for Command and ADDress

Symbol	Parameter	DDR3-800/10	066/1333/1600	Unit	Notes
Symbol	Parameter	Min	Max	Unit	Notes
VIH.CA(DC100)	DC input logic high	Vref + 0.100	VDD	V	1, 5
VIL.CA(DC100)	DC input logic low	VSS	Vref - 0.100	V	1, 6
VIH.CA(AC175)	AC input logic high	Vref + 0.175	Note2	V	1, 2, 7
VIL.CA(AC175)	AC input logic low	Note2	Vref - 0.175	V	1, 2, 8
VIH.CA(AC150)	AC Input logic high	Vref + 0.150	Note2	V	1, 2, 7
VIL.CA(AC150)	AC input logic low	Note2	Vref - 0.150	V	1, 2, 8
VIH.CA(AC135)	AC input logic high	-	-	V	1, 2, 7
VIL.CA(AC135)	AC input logic low	=	-	V	1, 2, 8
VIH.CA(AC125)	AC Input logic high	-	-	V	1, 2, 7
VIL.CA(AC125)	AC input logic low	-	-	V	1, 2, 8
V _{RefCA(DC})	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	V	3, 4

Notes:

- 1. For input only pins except \overline{RESET} , Vref = VrefCA (DC).
- 2. Refer to "Overshoot and Undershoot Specifications" on page 26.
- 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from $V_{RefCA(DC)}$ by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.
- 5. VIH(dc) is used as a simplified symbol for VIH.CA(DC100)
- 6. VIL(dc) is used as a simplified symbol for VIL.CA(DC100)
- 7. VIH(ac) is used as simplified symbol for VIH.CA(AC175), VIH.CA(AC150), VIH.CA(AC135), and VIH.CA(AC125); VIH.CA(AC175) value is used when Vref + 0.175V is referenced, VIH.CA(AC150) value is used when Vref + 0.135V is referenced, and VIH.CA(AC125) value is used when Vref + 0.125V is referenced.
- 8. VIL(ac) is used as simplified symbol for VIL.CA(AC175), VIL.CA(AC150), VIL.CA(AC135), and VIL.CA(AC125); VIL.CA(AC175) value is used when Vref 0.175V is referenced, VIL.CA(AC150) value is used when Vref 0.150V is referenced, VIL.CA(AC135) value is used when Vref 0.135V is referenced, and VIL.CA(AC125) value is used when Vref 0.125V is referenced.



AC and DC Input Levels for Single-Ended Signals

DDR3 SDRAM will support two Vih/Vil AC levels for DDR3-800 and DDR3-1066 as specified in the table below. DDR3 SDRAM will also support corresponding tDS values (Table 43 and Table 51 in "DDR3 Device Operation") as well as derating tables in Table 46 of "DDR3 Device Operation" depending on Vih/Vil AC levels.

Single Ended AC and DC Input Levels for DQ and DM

Symbol	Symbol Parameter		00/1066	DDR3-13	Unit	Notes	
Symbol	raiailletei	Min	Max	Min	Max	Oilit	Notes
VIH.DQ(DC100)	DC input logic high	Vref + 0.100	VDD	Vref + 0.100	VDD	V	1, 5
VIL.DQ(DC100)	DC input logic low	VSS	Vref - 0.100	VSS	Vref - 0.100	V	1, 6
VIH.DQ(AC175)	AC input logic high	Vref + 0.175	Note2	-	-	V	1, 2, 7
VIL.DQ(AC175)	AC input logic low	Note2	Vref - 0.175	-	-	V	1, 2, 8
VIH.DQ(AC150)	AC Input logic high	Vref + 0.150	Note2	Vref + 0.150	Note2	V	1, 2, 7
VIL.DQ(AC150)	AC input logic low	Note2	Vref - 0.150	Note2	Vref - 0.150	V	1, 2, 8
VIH.CA(AC135)	AC input logic high	-	-	-	-	V	1, 2, 7
VIL.CA(AC135)	AC input logic low	-	-	-	-	V	1, 2, 8
V _{RefDQ(DC})	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

Notes:

- 1. Vref = VrefDQ (DC).
- 2. Refer to "Overshoot and Undershoot Specifications" on page 26.
- 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from $V_{RefDQ(DC)}$ by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.
- 5. VIH(dc) is used as a simplified symbol for VIH.DQ(DC100)
- 6. VIL(dc) is used as a simplified symbol for VIL.DQ(DC100)
- 7. VIH(ac) is used as simplified symbol for VIH.DQ(AC175), VIH.DQ(AC150), and VIH.DQ(AC135); VIH.DQ(AC175) value is used when Vref \pm 0.175V is referenced, VIH.DQ(AC150) value is used when Vref
- + 0.150V is referenced, and VIH.DQ(AC135) value is used when Vref + 0.135V is referenced.
- 8. VIL(ac) is used as simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150), and VIL.DQ(AC135); VIL.DQ(AC175) value is used when Vref 0.175V is referenced, VIL.DQ(AC150) value is used when Vref 0.150V is referenced, and VIL.DQ(AC135) value is used when Vref 0.135V is referenced.



Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in figure below. It shows a valid reference voltage V_{Ref} (t) as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDO} likewise).

 V_{Ref} (DC) is the linear average of V_{Ref} (t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in the table "Differential Input Slew Rate Definition" on page 21. Furthermore V_{Ref} (t) may temporarily deviate from V_{Ref} (DC) by no more than +/- 1% VDD.




Illustration of $V_{Ref(DC)}$ tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{Ref} .


" V_{Ref} " shall be understood as $V_{Ref(DC)}$, as defined in figure above.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{Ref(DC)}$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/- 1% of VDD) are included in DRAM timings and their associated deratings.



AC and DC Logic Input Levels for Differential Signals Differential signal definition



Definition of differential ac-swing and "time above ac-level" t_{DVAC}



Differential swing requirements for clock (CK - CK) and strobe (DQS-DQS) Differential AC and DC Input Levels

Symbol	Parameter	DDR3-800, 106	Unit	Notes	
Symbol	Faiametei	Min	Max	Oilit	Notes
V _{IHdiff}	Differential input high	+ 0.200	Note 3	V	1
V_{ILdiff}	Differential input logic low	Note 3	- 0.200	V	1
V _{IHdiff (ac)}	Differential input high ac	2 x (VIH (ac) - Vref)	Note 3	V	2
V _{ILdiff (ac)}	Differential input low ac	Note 3	2 x (VIL (ac) - Vref)	V	2

Notes:

- 1. Used to define a differential signal slew-rate.
- 2. For CK CK use VIH/VIL (ac) of AADD/CMD and VREFCA; for DQS DQSL, DQSL, DQSL, DQSU, DQSU use VIH/VIL (ac) of DQs and VREFDQ; if a reduced ac-high or ac-low levels is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined; however, the single-ended signals Ck, CK, DQS, DQSL, DQSL, DQSU, DQSU, need to be within the respective limits (VIH (dc) max, VIL (dc) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 26.

Allowed time before ringback (tDVAC) for CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$

	DDR3-800/1066/1333/1600									
Slew Rate [V/ns]	@ VIH/	tDVAC [ps] @ VIH/Ldiff (ac) = 350mV		AC [ps] /Ldiff (ac) 00mV	@ VIH/ = 2 (DQS-I	AC [ps] 'Ldiff (ac) <u>'70m</u> V DQS)only tional)				
	min	max	min	max	min	max				
> 4.0	75	-	175	-	214	-				
4.0	57	-	170	-	214	-				
3.0	50	-	167	-	191	-				
2.0	38	-	119		146					
1.8	34	-	102	-	131	-				
1.6	29	-	81	-	113	-				
1.4	22	-	54	-	88	-				
1.2	13	-	19	-	56	-				
1.0	0	-	note	-	11	-				
< 1.0	0	-	note	-	note	-				

note: Rising input differential signal shall become equal to or greater than VIHdiff(ac) level and Falling input differential signal shall become equal to or less than VIL(ac) level.




Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, \overline{CK} , \overline{DQS} , \overline{DQSL} , of \overline{DQSU}) has also to comply with certain requirements for single-ended signals.

CK and CK have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH (ac) / VIL (ac)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, DQSL have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH (ac) / VIL (ac)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH.CA(AC150)/VIL.CA(AC150) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and $\overline{\text{CK}}$.



Single-ended requirements for differential signals.

Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. the transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.



Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU


	Parameter	DDR3-800, 106	Unit	Notes	
Farameter		Min	Max	Oilit	NOIGS
VSEH	Single-ended high level for strobes	(VDD / 2) + 0.175	Note 3	V	1,2
VSEIT	Single-ended high level for Ck, CK	(VDD /2) + 0.175	Note 3	V	1,2
VSEL	Single-ended low level for strobes	Note 3	(VDD / 2) - 0.175	V	1,2
VSEL	Single-ended low level for CK, CK	Note 3	(VDD / 2) - 0.175	V	1,2

Notes:

- 1. For CK, $\overline{\text{CK}}$ use VIH/VIL (ac) of ADD/CMD; for strobes (DQS, $\overline{\text{DQS}}$, DQSL, $\overline{\text{DQSU}}$, DQSU, $\overline{\text{DQSU}}$) use VIH/VIL (ac) of DQs.
- 2. VIH (ac)/VIL (ac) for DQs is based on VREFDQ; VIH (ac)/VIL (ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined; however, the single-ended signals Ck, CK, DQS, DQSL, DQSL, DQSU, DQSU, need to be within the respective limits (VIH (dc) max, VIL (dc) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 26.

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew <u>parameters</u> wi<u>th</u> respect to clock and strobe, each cross point voltage of differential input signals (CK, CK and DQS, DQS) must meet the requirements in the table below. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS





Cross point voltage for differential input signals (CK, DQS)

	Parameter	DDR3-800, 10	DDR3-800, 1066, 1333, 1600		
	Faiailletei	Min	Max	Unit	Notes
V _{IX} (CK)	Differential Input Cross Point Voltage		150	mV	2
V _{IX} (CK)	relative to VDD/2 for CK, CK	-175	175	mV	1
V _{IX} (DQS)	Differential Input Cross Point Voltage relative to VDD/2 for DQS, DQS	-150	150	mV	2

Notes:

1. Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CK and \overline{CK} are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK - \overline{CK} is larger than 3 V/ns.

Refer to the table "Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU" on page 19 for VSEL and VSEH standard values.

2. The relation between Vix Min/Max and VSEL/VSEH should satisfy following.

 $(VDD/2) + Vix (Min) - VSEL \ge 25mV$

 $VSEH - ((VDD/2) + Vix(Max)) \ge 25mV$

Slew Rate Definitions for Single-Ended Input Signals

See 7.5 "Address / Command Setup, Hold and Derating" in "DDR3 Device Operation" for single-ended slew rate definitions for address and command signals.

See 7.6 "Data Setup, Hold and Slew Rate Derating" in "DDR3 Device Operation" for single-ended slew rate definition for data signals.



Slew Rate Definitions for Differential Input Signals


Input slew rate for differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) are defined and measured as shown in table and figure below.

Differential Input Slew Rate Definition

Description	Meas	sured	Defined by
Description	Min	Max	Defined by
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	V _{ILdiffmax}	V _{IHdiffmin}	[VIHdiffmin-VILdiffmax] / DeltaTRdiff
Differential input slew rate for falling edge (CK-CK and DQS-DQS)	V _{IHdiffmin}	V _{ILdiffmax}	[VIHdiffmin-VILdiffmax] / DeltaTFdiff

Notes:

The differential signal (i.e. $CK-\overline{CK}$ and $DQS-\overline{DQS}$) must be linear between these thresholds.



Differential Input Slew Rate Definition for DQS, $\overline{\text{DQS}}$ and CK, $\overline{\text{CK}}$



AC & DC Output Measurement Levels

Single Ended AC and DC Output Levels

Table below shows the output levels used for measurements of single ended signals.

Single-ended AC and DC Output Levels

Symbol	Symbol Parameter		Unit	Notos
Symbol	Pai ailletei	1333 and 1600	Onic	Notes
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	0.8 x V _{DDQ}	٧	
V _{OM(DC)}	DC output mid measurement level (for IV curve linearity)	0.5 x V _{DDQ}	V	
V _{OL(DC)}	DC output low measurement level (for IV curve linearity)	0.2 x V _{DDQ}	V	
V _{OH(AC)}	AC output high measurement level (for output SR)	$V_{TT} + 0.1 \times V_{DDQ}$	V	1
V _{OL(AC)}	AC output low measurement level (for output SR)	V_{TT} - 0.1 x V_{DDQ}	٧	1

Notes:

1. The swing of ± 0.1 x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of $40\,\Omega$ and an effective test load of $25\,\Omega$ to $V_{TT} = V_{DDO}$ / 2.

Differential AC and DC Output Levels

Table below shows the output levels used for measurements of single ended signals.

Differential AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333 and 1600	Unit	Notes
V _{OHdiff (AC)}	AC differential output high measurement level (for output SR)	$+$ 0.2 x V_{DDQ}	V	1
V _{OLdiff (AC)}	AC differential output low measurement level (for output SR)	- 0.2 x V _{DDQ}	V	1

Notes:

1. The swing of ± 0.2 x V_{DDQ} is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDQ}/2$ at each of the differential outputs.



Single Ended Output Slew Rate


When the Reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals are shown in table and figure below.

Single-ended Output slew Rate Definition

Description	Meas	sured	Defined by
Description	From	То	Defined by
Single-ended output slew rate for rising edge	V _{OL(AC)}	V _{OH(AC)}	[V _{OH(AC)} -V _{OL(AC)}] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH(AC)}	V _{OL(AC)}	[V _{OH(AC)} -V _{OL(AC)}] / DeltaTFse

Notes:

1. Output slew rate is verified by design and characterisation, and may not be subject to production test.



Single Ended Output slew Rate Definition

Output Slew Rate (single-ended)

		DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600	Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uiillo
Single-ended Output Slew Rate	SRQse	2.5	5	2.5	5	2.5	5	2.5	5	V/ns

Description: SR; Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals For Ron = RZQ/7 setting

Note 1): In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.

Case 1 is a defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low). Case 2 is a defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane switching into the opposite direction (i.e. from low to high of high to low respectively). For the remaining DQ signal switching in to the opposite direction, the regular maximum limite of 5 V/ns applies.



Differential Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff (AC) and VOHdiff (AC) for differential signals as shown in table and Figure below.

Differential Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V _{OLdiff (AC)}	V _{OHdiff (AC)}	$[V_{OHdiff (AC)}-V_{OLdiff (AC)}]$ / DeltaTRdiff
Differential output slew rate for falling edge	V _{OHdiff (AC)}	V _{OLdiff (AC)}	$[V_{OHdiff (AC)}-V_{OLdiff (AC)}]$ / DeltaTFdiff

Notes:

1. Output slew rate is verified by design and characterization, and may not be subject to production test.



Differential Output slew Rate Definition

Differential Output Slew Rate

		DDR3-800 DDR3-106		-1066	DDR3-1333		DDR3-1600		Units	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Office
Differential Output Slew Rate	SRQdiff	5	10	5	10	5	10	5	12	V/ns

Description: SR; Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)


diff: Differential Signals For Ron = RZQ/7 setting



Reference Load for AC Timing and Output Slew Rate

Figure below represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Reference Load for AC Timing and Output Slew Rate




Overshoot and Undershoot Specifications

Address and Control Overshoot and Undershoot Specifications AC Overshoot/Undershoot Specification for Address and Control Pins

Parameter	DDR3- 800	DDR3- 1066	DDR3- 1333	DDR3- 1600	Units
Maximum peak amplitude allowed for overshoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD (See Figure below)	0.67	0.5	0.4	0.33	V-ns
Maximum undershoot area below VSS (See Figure below)	0.67	0.5	0.4	0.33	V-ns

(A0-A15, BA0-BA3, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT) See figure below for each parameter definition



Address and Control Overshoot and Undershoot Definition




Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

Parameter	DDR3- 800	DDR3- 1066	DDR3- 1333	DDR3- 1600	Units
Maximum peak amplitude allowed for overshoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure below)	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD (See Figure below)	0.25	0.19	0.15	0.13	V-ns
Maximum undershoot area below VSS (See Figure below)	0.25	0.19	0.15	0.13	V-ns

 $(CK, \overline{CK}, DQ, DQS, \overline{DQS}, DM)$

See figure below for each parameter definition



Clock, Data, Strobe and Mask Overshoot and Undershoot Definition



Refresh parameters by device density

Refresh parameters by device density

Parameter	RTT_Nom Setting		512Mb	1Gb	2Gb	4Gb	8Gb	Units
REF command ACT or REF command time	tRFC		90	110	160	260	350	ns
Average periodic	+DEE!	$0 ^{\circ}\text{C} \le T_{\text{CASE}} \le 85 ^{\circ}\text{C}$	7.8	7.8	7.8	7.8	7.8	us
refresh interval	tREFI	$85 ^{\circ}\mathrm{C} < T_{CASE} \le 95 ^{\circ}\mathrm{C}$	3.9	3.9	3.9	3.9	3.9	us



Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

DDR3-800 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 33.

	Speed Bin		DDF	R3-800E	Unit	Notes	
	CL - nRCD - nRP		6	i-6-6	Unit	Notes	
I	Parameter	Symbol	min	max			
Internal read	d command to first data	t _{AA}	15	20	ns		
ACT to interna	Il read or write delay time	t _{RCD}	15	_	ns		
PRE (command period	<i>t</i> _{RP}	15	_	ns		
ACT to ACT	or REF command period	<i>t</i> _{RC}	52.5	_	ns		
ACT to P	ACT to PRE command period		37.5	9 * tREFI	ns		
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 10	
CL = 6		t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3	
Supported CL Settings				5, 6	n _{CK}	10	
Supported CWL Settings				5	n _{CK}		



DDR3-1066 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 33.

Speed Bin			DDR3-		None	
CL - nRCD - nRP		7-7	Unit	Note		
Par	ameter	Symbol	min	max		
	ad command to st data	t _{AA}	13.125	20	ns	
	ternal read or delay time	<i>t</i> _{RCD}	13.125	_	ns	
PRE com	nmand period	t _{RP}	13.125	_	ns	
	ACT or REF and period	<i>t</i> _{RC}	50.625	_	ns	
	to PRE command period t _{RAS}		37.5 9 * tREFI		ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 6, 10
CL – 3	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	4
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 6
CL = 0	CWL = 6	t _{CK(AVG)}	Rese	erved	ns	1, 2, 3, 4
CL = 7	CWL = 5	t _{CK(AVG)}	Reserved		ns	4
CL = /	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 4
CL = 8	CWL = 5	t _{CK(AVG)}	Reserved		ns	4
CL - 0	CWL = 6	t _{CK(AVG)}	1.875 < 2.5		ns	1, 2, 3
Sup	Supported CL Settings		5, 6, 7, 8		n _{CK}	10
Supported CWL Settings		5,	6	n _{CK}		



DDR3-1333 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 33.

Speed Bin			D	DR3-1333H	_	
CL - nRCD - nRP		RP		9-9-9	Unit	Note
Par	ameter	Symbol	min	max		
	Internal read command to first data		13.5 (13.125) ^{5,9}	20	ns	
	ternal read or delay time	<i>t</i> _{RCD}	13.5 (13.125) ^{5,9}	_	ns	
PRE com	nmand period	t _{RP}	13.5 (13.125) ^{5,9}	_	ns	
	ACT or REF and period	<i>t</i> _{RC}	49.5 (49.125) ^{5,9}	_	ns	
	RE command period	<i>t</i> _{RAS}	36	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 7, 10
CL - 3	CWL = 6, 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 7
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 7	CWL = 6	t _{CK(AVG)}	1.875	< 2.5 (Optional) ^{5,9}	ns	1, 2, 3, 4, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 7
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
CI O	CWL = 5, 6	t _{CK(AVG)}	Reserved		ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5 <1.875		ns	1, 2, 3, 4
	CWL = 5, 6	t _{CK(AVG)}	Reserved		ns	4
CL = 10		t _{CK(AVG)}	1.5	<1.875	ns	1, 2, 3
<u> </u>				(Optional)	ns	5
-	ported CL Set		5, 6	5, 8, (7), 9, (10)	n _{CK}	
Supported CWL Settings		ttings		5, 6, 7	$n_{\rm CK}$	



DDR3-1600 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 33.

Speed Bin			D	DR3-1600K		
С	L - nRCD - n	RP		11-11-11	Unit	Note
Par	ameter	Symbol	min max		-	
	rnal read d to first data	t _{AA}	13.75 (13.125) ^{5,9}	20	ns	
	ternal read or delay time	t _{RCD}	13.75 (13.125) ^{5,9}	_	ns	
PRE com	nmand period	t _{RP}	13.75 (13.125) ^{5,9}	_	ns	
	ACT or REF and period	<i>t</i> _{RC}	48.75 (48.125) ^{5,9}	_	ns	
	RE command period	t _{RAS}	35	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	3.0	3.3	ns	1, 2, 3, 4, 8, 10
	CWL = 6, 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}	2.5	3.3	ns	1, 2, 3, 8
CL = 6	CWL = 6	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 8
	CWL = 7	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 4, 8
CL = 7				(Optional) ^{5,9}		
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 8
	CWL = 8	t _{CK(AVG)}		Reserved	ns	4
	CWL = 5	t _{CK(AVG)}		Reserved	ns	4
CL = 8	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	ns	1, 2, 3, 8
	CWL = 7	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4, 8
	CWL = 8	t _{CK(AVG)}		Reserved	ns	1, 2, 3, 4
	CWL = 5, 6	t _{CK(AVG)}		Reserved	ns	4
CL = 9	CWL = 7	t _{CK(AVG)}	1.5	<1.875 (Optional) ^{5,9}	ns	1, 2, 3, 4, 8
	CWL = 8	t _{CK(AVG)}	Reserved		ns	1, 2, 3, 4
	CWL = 5, 6	t _{CK(AVG)}	Reserved		ns	4
CL = 10	CWL = 7	t _{CK(AVG)}	1.5 <1.875		ns	1, 2, 3, 8
	CWL = 8	t _{CK(AVG)}	Reserved		ns	1, 2, 3, 4
Cl 11	CWL = 5, 6,7		Reserved		ns	4
CL = 11	CWL = 8	t _{CK(AVG)}	1.25	<1.5	ns	1, 2, 3
Sup	ported CL Set		5, 6,	(7), 8, (9), 10, 11	n _{CK}	
Supp	orted CWL Se	ttings		5, 6, 7, 8	n _{CK}	
Supported STL Settings				1		



Speed Bin Table Notes

Absolute Specification (T_{OPER} ; $V_{DDO} = V_{DD} = 1.5V +/- 0.075 V$);

- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL', where tCK(AVG) = 3.0 ns should only be used for CL = 5 calculation.
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to DIMM data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. DDR3 SDRAM devices supporting optional down binning to CL=7 and CL=9, and tAA/tRCD/tRP must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333H devices supporting down binning to DDR3-1066F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600K devices supporting down binning to DDR3-1333H or DDR3-1600F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333H and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600K.
- 10. For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.
- 11. DDR3 SDRAM devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns. SPD setting must be programed to match. For example, DDR3-1866M devices supporting down binning to DDR3-1600K or DDR3-1333H or 1066F should program 13.125ns in SPD bytes for tAAmin(byte16), tRCDmin(byte18) and tRPmin(byte20). Once tRP (byte20) is programmed to 13.125ns, tRCmin(byte 21,23) also should be programmed accordingly. For example, 47.125ns(tRASmin + tRPmin = 34ns + 13.125ns)



IDD and IDDQ Specification Parameters and Test Conditions

IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1. shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= V_{ILAC(max)}.
- "1" and "HIGH" is defined as VIN >= V_{IHAC(max)}.
- "MID LEVEL" is defined as inputs are VREF = VDD/2.
- Timing used for IDD and IDDO Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

```
RON = RZQ/7 (34 Ohm in MR1);

Qoff = 0_B (Output Buffer enabled in MR1);

RTT_Nom = RZQ/6 (40 Ohm in MR1);

RTT_Wr = RZQ/2 (120 Ohm in MR2);

TDQS Feature disabled in MR1
```

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = $\{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\}$:= $\{HIGH, LOW, LOW, LOW\}$ Define D = $\{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\}$:= $\{HIGH, HIGH, HIGH, HIGH\}$






Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement



Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

	Compleal	DDR3-1066	DDR3-1333	DDR3-1600	I I m i k	
Symbol		7-7-7	9-9-9	11-11-11	Unit	
<i>t</i> _{CK}		1.875	1.5	1.25	ns	
CL		7	9	11	nCK	
n_{RCD}		7	9	11	nCK	
n_{RC}		27	33	39	nCK	
n _{RAS}		20	24	28	nCK	
n_{RP}		7	9	11	nCK	
_	1KB page size	20	20	24	nCK	
<i>n</i> _{FAW}	2KB page size	27	30	32	nCK	
_	1KB page size	4	4	5	nCK	
$n_{\rm RRD}$	2KB page size	6	5	6	nCK	
n _{RFC} -	512Mb	48	60	72	nCK	
n _{RFC} -1	l Gb	59	74	88	nCK	
n _{RFC} -	2 Gb	86	107	128	nCK	
n _{RFC} -	4 Gb	139	174	208	nCK	
n _{RFC} - 8 Gb		187	234	280	nCK	

Table 2 -Basic IDD and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: High between ACT and
I_{DD0}	PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO: MID-LEVEL;
	DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 3); Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 3.
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: High between ACT,
I_{DD1}	RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to Table 4; DM:
	stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and
	RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 4.



Symbol	Description
	Precharge Standby Current
I _{DD2N}	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all
	banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 5.
	Precharge Standby ODT Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank
I _{DD2NT}	Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all
	banks closed; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6.
	Precharge Power-Down Current Slow Exit
-	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address, Bank
I _{DD2P0}	Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit ^{c)}
	Precharge Power-Down Current Fast Exit
7	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address, Bank
I _{DD2P1}	Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit ^{c)}
	Precharge Quiet Standby Current
7	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: stable at 1; Command, Address, Bank
I _{DD2Q}	Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buf-
	fer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0
	Active Standby Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address, Bank
I _{DD3N}	Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all
	banks open; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see
	Table 5.
	Active Power-Down Current
I _{DD3P}	CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 ^a); AL: 0; CS: stable at 1; Command, Address, Bank
DDJF	Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer
	and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0



Symbol	Description
	Operating Burst Read Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: High between RD; Command, Address,
7	Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different
I _{DD4R}	data between one burst and the next one according to Table 7; DM: stable at 0; Bank Activity: all banks open,
	RD commands cycling through banks: 0,0,1,1,2,2,(see Table 7); Output Buffer and RTT: Enabled in Mode
	Registers ^{b)} ; ODT Signal: stable at 0; Pattern Details: see Table 7.
	Operating Burst Write Current
	CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: High between WR; Command, Address,
I _{DD4W}	Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data burst with different
²DD4W	data between one burst and the next one according to Table 8; DM: stable at 0; Bank Activity: all banks open,
	WR commands cycling through banks: 0,0,1,1,2,2,(see Table 8); Output Buffer and RTT: Enabled in Mode
	Registers ^{b)} ; ODT Signal: stable at HIGH; Pattern Details: see Table 8.
	Burst Refresh Current
	CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 ^{a)} ; AL: 0; CS: High between REF; Command,
I _{DD5B}	Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID_LEVEL; DM: stable at 0;
	Bank Activity: REF command every nREF (see Table 9); Output Buffer and RTT: Enabled in Mode Registers ^{b)} ;
	ODT Signal: stable at 0; Pattern Details: see Table 9.
	Self-Refresh Current: Normal Temperature Range
	7 _{CASE} : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Normal ^{e)} ; CKE:
I_{DD6}	Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8^{a} ; AL: 0; $\overline{\text{CS}}$, Command, Address, Bank
	Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer
	and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL
	Self-Refresh Current: Extended Temperature Range
	7 _{CASE} : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled ^{d)} ; Self-Refresh Temperature Range (SRT): Extended ^{e)} ;
I _{DD6ET}	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$: LOW; CL: see Table 1; BL: 8^{a} ; AL: 0; $\overline{\text{CS}}$, Command, Address, Bank
	Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh
	operation; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: MID_LEVEL



Symbol	Description
	Operating Bank Interleave Read Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8 ^{a,f)} ; AL: CL-1; CS:
	High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table
I_{DD7}	10; Data IO: read data burst with different data between one burst and the next one according to Table 10;
	DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different address-
	ing, wee Table 10; Output Buffer and RTT: Enabled in Mode Registers ^{b)} ; ODT Signal: stable at 0; Pattern
	Details: see Table 10.

- a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit
- d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range
- f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B



Table 3 - IDD0 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	S	RAS	CAS	WE	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	l nRAS	5 - 1,	trunca	te if n	ecess	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	l nRC	- 1, tr	uncat	e if ne	cessa	ry			
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC+1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
рп	Static High		1*nRC+3, 4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			repeat	patte	rn 1	4 unti	l 1*nF	RC + r	RAS -	1, tru	ıncate	if ned	cessary	′	
\$	Stal		1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patte	rn 1	4 unti	l 2*nF	RC - 1,	trunc	ate if	neces	ssary			
		1	2*nRC	repeat	Sub-L	_oop 0	, use	BA[2:	0] = 1	inste	ad					
		2	4*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 4	inste	ad					
		5	10*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 5	inste	ad					
		6	12*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 6	inste	ad					
		7	14*nRC	repeat	Sub-L	oop 0	, use	BA[2:	0] = 7	' inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\mbox{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 4 - IDD1 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	l nRCI) - 1,	trunca	te if n	ecess	ary			
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			•••	repeat	patte	rn 1	4 unti	l nRAS	5 - 1, t	runca	te if ne	ecessa	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patte	rn 1	4 unti	I nRC	- 1, tr	uncate	e if ned	cessar	у			
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	_		1*nRC+1,2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	Static High		1*nRC+3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic l			repeat	patte	rn nR0	C + 1,	4 ur	ntil nR	C + n	RCE -	1, trui	ncate	if nece	ssary	
유	Sta		1*nRC+nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat			C + 1,	4 ur		C + n			ncate		ssary	
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patte	rn nR(C + 1,	4 ur	ntil *2	nRC -	1, tru	ncate	if nec	essary	•	
		1	2*nRC	repeat			-		-							
		2	4*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 2	inste	ad					
		3	6*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 3	inste	ad					
		4	8*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 4	inste	ad					
		5	10*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 5	inste	ad					
		6	12*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 6	inste	ad					
		7	14*nRC	repeat	Sub-L	.oop 0	, use	BA[2:	0] = 7	' inste	ad					

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID_LEVEL.



Table 5 - IDD2N and IDD3N Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
рu	High	1	4-7	repeat	Sub-L	oop 0	, use	BA[2:0)] = 1	instea	id					
toggling	tic F	2	8-11	repeat	Sub-L	.oop 0	, use	BA[2:0)] = 2	instea	ıd					
\$	Static	3	12-15	repeat	Sub-L	oop 0), use	BA[2:0)] = 3	instea	ıd					
		4	16-19	repeat	Sub-L	oop 0), use	BA[2:0)] = 4	instea	ıd					
		5	20-23	repeat	Sub-L	oop 0	, use	BA[2:0)] = 5	instea	ıd					
		6	24-17	repeat	Sub-L	oop 0), use	BA[2:0)] = 6	instea	ıd					
		7	28-31	repeat Sub-Loop 0, use BA[2:0] = 7 instead												

a) DM must be driven LOW all the time. DQS, $\overline{\rm DQS}$ are MID-LEVEL.

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle Number	Command	S	RAS	CAS	WE	DDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
Бu	High	1	4-7	repeat	Sub-L	_oop 0	, but	ODT =	0 and	d BA[2	2:0] =	1				
toggling	Ei F	2	8-11	repeat	Sub-L	oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	2				
\$	Static	3	12-15	repeat	Sub-L	_oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	3				
		4	16-19	repeat	Sub-L	oop 0	, but	ODT =	0 and	d BA[2	2:0] =	4				
		5	20-23	repeat	Sub-L	oop 0	, but	ODT =	= 0 and	d BA[2	2:0] =	5				
		6	24-17	repeat	Sub-L	oop 0	, but	ODT =	= 1 and	d BA[2	2:0] =	6				
7 28-31 repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7																

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are MID-LEVEL.

b) DQ signals are MID-LEVEL.

b) DQ signals are MID-LEVEL.



Table 7 - IDD4R and IDDQ4R Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
Бū	High		6,7	D,D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic F	1	8-15	repeat	Sub-L	oop 0	, but	BA[2:0)] = 1							
\$	Static	2	16-23	repeat	Sub-L	oop 0	, but	BA[2:0)] = 2							
		3	24-31	repeat	Sub-L	oop 0	, but	BA[2:0)] = 3							
		4	32-39	repeat	Sub-L	oop 0	, but	BA[2:0)] = 4							
		5	40-47	repeat	Sub-L	oop 0	, but	BA[2:0)] = 5							
		6	48-55	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 6							
		7	56-63	repeat	Sub-L	oop 0	, but	BA[2:0)] = 7							

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

Table 8 - IDD4W Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	8	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	D,D	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
	_		5	D	1	0	0	0	1	0	00	0	0	F	0	-
р	High		6,7	D,D	1	1	1	1	1	0	00	0	0	F	0	-
toggling	<u>i</u>	1	8-15	repeat	Sub-l	oop 0	, but	BA[2:0	0] = 1		ļ.		ļ.	ļ.	ļ.	
ţ	Static	2	16-23	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 2							
	0)	3	24-31	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 3							
		4	32-39	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 4							
		5	40-47	repeat	Sub-L	oop 0	, but	BA[2:0)] = 5							
		6	48-55	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 6							
		7	56-63	repeat	Sub-L	oop 0	, but	BA[2:0	0] = 7							

a) DM must be driven LOW all the time. DQS, \overline{DQS} are used according to WR Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.



Table 9 - IDD5B Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	ME	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1.2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
		$\overline{D}, \overline{D}$ 1 1 1 1 0 0 0 00 F 0											-			
			58	repeat	cycles	5 14	, but I	3A[2:0)] = 1							
рu	High		912	repeat	cycles	3 14	, but I	3A[2:0)] = 2							
toggling	tic F		1316	repeat	cycles	5 14	, but I	3A[2:0)] = 3							
\$	Static		1720	repeat	cycles	3 14	, but I	3A[2:0)] = 4							
			2124	repeat	cycles	3 14	, but I	3A[2:0)] = 5							
			2528	repeat	cycles	5 14	, but I	3A[2:0)] = 6							
			2932	repeat	cycles	5 14	, but I	3A[2:0)] = 7							
		2	33nRFC-1	repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.												

a) DM must be driven LOW all the time. DQS, $\overline{\rm DQS}$ are MID-LEVEL. b) DQ signals are MID-LEVEL.

Rev. 1.0/Sep. 2012 44



Table 10 - IDD7 Measurement-Loop Patterna)

ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

CK, CK	CKE	Sub-Loop	Cycle Number	Command	S	RAS	CAS	WE	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ^{b)}
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat a	above	D Con	nmand	until ı	nRRD -	· 1						
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
		1	nRRD+1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
		1	nRRD+2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat a						RD - 1	ļ.					
		2	2*nRRD	repeat 9												
		3	3*nRRD	repeat 9	Sub-Lo	юр 1,	but BA	[2:0]	= 3							
		4	4*nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
		4		Assert a	nd re	peat a	bove D	Com	mand (ıntil nF	AW - 1	, if ne	cessa	ry		'
		5	nFAW	repeat 9	Sub-Lo	ор 0,	but B/	[2:0]	= 4							
		6	nFAW+nRRD	repeat 9	Sub-Lo	ор 1,	but BA	[2:0]	= 5							
		7	nFAW+2*nRRD	repeat 9	Sub-Lo	ор 0,	but BA	[2:0]	= 6							
		8	nFAW+3*nRRD	repeat 9	Sub-Lo	ор 1,	but BA	[2:0]	= 7							
	Ч	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
toggling	Static High	9		Assert a	nd re	peat a	bove D	Com	mand (ıntil 2*	nFAW	- 1, it	neces	ssary		'
bbo	atic		2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
5	Ste	10	2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
		10	20 5414/ 2	D	1	0	0	0	0	0	00	0	0	F	0	-
			2&nFAW+2	Repeat	above	D Cor	nman	d until	2* nF/	\W + r	RRD -	1	ll			
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
		4.4	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
		11	20 ~ FAW + ~ DDD + 2	D	1	0	0	0	0	1	00	0	0	0	0	-
			2&nFAW+nRRD+2	Repeat	above	D Cor	mman	until	2* nF/	AW + 2	* nRR	D - 1				1
		12	2*nFAW+2*nRRD	repeat 9	Sub-Lo	ор 10	, but E	BA[2:0]] = 2							
		13	2*nFAW+3*nRRD	repeat 9	Sub-Lo	ор 11	, but E	BA[2:0]] = 3							
		1.4	2* FAW. 4* DDD	D	1	0	0	0	0	3	00	0	0	0	0	-
		14	2*nFAW+4*nRRD	Assert a	and re	peat a	bove D	Comi	mand (ıntil 3*	nFAW	- 1, it	neces	ssary	1	<u>'</u>
		15	3*nFAW	repeat 9								-				
		16	3*nFAW+nRRD	repeat 9												
		17	3*nFAW+2*nRRD	repeat 9												
		18	3*nFAW+3*nRRD	repeat 9					_							
		4.0	2* FAM. 4* 555	D	1	0	0	0	0	7	00	0	0	0	0	-
		19	3*nFAW+4*nRRD	Assert a	and re	peat a	bove D	Comi	mand ı	ıntil 4*		- 1, it	neces	ssary		
				ASSERT &	ina re	реас а	bove L	Comi	manu t	ınuı 41	HEAVV	- 1, 1	neces	ssary		

a) DM must be driven LOW all the time. DQS, $\overline{\text{DQS}}$ are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



IDD Specifications (Tcase: 0 to 95°C)

* Module IDD values in the datasheet are only a calculation based on the component IDD spec. The actual measurements may vary according to DQ loading cap.

2GB, 256M x 64 SO-DIMM: HMT325S6CFR8C

Symbol	DDR3 1066	DDR3 1333	DDR3 1600	Unit	note
IDD0	320	320	360	mA	
IDD1	400	400	440	mA	
IDD2N	160	160	200	mA	
IDD2NT	200	200	240	mA	
IDD2P0	96	96	96	mA	
IDD2P1	120	120	120	mA	
IDD2Q	160	184	184	mA	
IDD3N	200	216	240	mA	
IDD3P	120	120	136	mA	
IDD4R	600	720	840	mA	
IDD4W	600	680	760	mA	
IDD5B	880	920	960	mA	
IDD6	96	96	96	mA	
IDD6ET	112	112	112	mA	
IDD7	1160	1440	1480	mA	


4GB, 512M x 64 SO-DIMM: HMT351S6CFR8C


Symbol	DDR3 1066	DDR3 1333	DDR3 1600	Unit	note
IDD0	480	480	600	mA	
IDD1	560	560	680	mA	
IDD2N	320	320	400	mA	
IDD2NT	400	400	480	mA	
IDD2P0	192	192	192	mA	
IDD2P1	240	240	240	mA	
IDD2Q	320	368	368	mA	
IDD3N	400	432	480	mA	
IDD3P	240	240	272	mA	
IDD4R	760	880	1080	mA	
IDD4W	760	840	1000	mA	
IDD5B	1040	1080	1200	mA	
IDD6	192	192	192	mA	
IDD6ET	224	224	224	mA	
IDD7	1320	1600	1720	mA	



Module Dimensions

256Mx64 - HMT325S6CFR8C






Note:


1. ± 0.13 tolerance on all dimensions unless otherwise stated.


Units: millimeters




512Mx64 - HMT351S6CFR8C









Note:

1. ± 0.13 tolerance on all dimensions unless otherwise stated.

Units: millimeters